

# DarSen210

## 800G Optical Network Tester



## DarSen210 Chassis

With the rapid advancement of artificial intelligence (AI), data centers are experiencing growing demand for ultra-high-speed networks. As the core component of these networks, 800GE optical modules play a pivotal role in ensuring stable data center operations. However, their production process faces complex technical challenges and high failure risks. To guarantee long-term operational stability and reliability, extended-duration reliability testing has become an indispensable phase in manufacturing, simulating real-world network conditions to expose potential material defects, process flaws, or design shortcomings—effectively eliminating early failure risks before product deployment.

To efficiently execute prolonged reliability testing for 800GE optical modules during production, XINERTEL introduces the DarSen210 platform. This solution supports: BER testing, FEC analysis, PHY-layer equalization tuning, Real-time monitoring etc. Helps manufacturers enhance product quality, reduce failure rates, and accelerate the development of high-speed networks for the AI era.



### Key Features

- Chassis provides 2 slots, dimensions: 442 x 113.2 x 500mm (W x H x D)
- Port types: OSFP/OSFP-RHS/ QSFP-DD , supports 1.6T iteration
- Supports multi-chassis cascading for scalable testing
- Clock synchronization capability
- Multiple management IP modification methods
- Browser/Server (B/S) architecture software, ready to use out of the box
- Provides WebAPI for secondary development, compatible with any OS

## F2-800G Series Test Modules

- The 800G Series Board is Xinertel's next-generation 800GE Ethernet test module with a globally leading architecture. The F2-800G series supports flexible interface configurations (1×800G/2×400G/4×200G/8×100G) and delivers Ethernet L1 testing capabilities. It addresses critical requirements for long-duration reliability testing (e.g., bit error rate analysis) and performance validation of 800G/400G/200G/100G high-speed optical transceivers.



### Key Features

- **Rich Interface Types**
  - 8 ports per card: OSFP/OSFP-RHS/QSFP-DD (Optional)
  - Single-port max bandwidth: 800G (8\*112G),
  - Support 1\*800G、2\*400G、4\*200G、8\*100G
- **Comprehensive Layer 1 Testing**
  - Bit error rate (BER) testing for rapid fault localization.
  - FEC analysis to evaluate error correction and optimize performance.
  - PHY equalization tuning to enhance signal quality.
  - PPM clock offset testing to ensure synchronization.
  - Voltage Margin Testing to Validate optical module stability
  - Real-Time monitor(temperature, optical power, power consumption etc.) monitoring for Transceiver stability.
  - I2C Interface Stress Testing to emulate I2C bus anomalies.
  - Real-Time Optical Monitoring: Track Tx/Rx optical power, bias current, and module temperature etc.
  - Comprehensive Test Logging: BER statistics, FEC statistics, temperature, voltage etc. and export detailed reports for failure root cause analysis.



## Specifications

<b>Module Name</b>	<b>F2-800G-8OSFP Test Module</b> <b>F2-800G-8OSFP-RHS Test Module</b> <b>F2-800G-8QSFP Test Module</b>
<b>Service Characteristics</b>	
<b>Port Speed</b>	Up to 800GE per port, up to 12 x 800GE-Ports per Chassis Support 1*800G、2*400G、4*200G、8*100G
<b>Port density</b>	Supports 8 ports: : OSFP/OSFP-RHS/QSFP ( Optional )
<b>Lane Speed</b>	PAM4: 112G/106G/56G/53G NRZ : 28~25G
<b>PRBS</b>	PRBS9, PRBS13, PRBS15, PRBS31, etc.
<b>BER Statistic Item</b>	Supports per-lane statistics for: Error count/Bit Error Rate (BER) Pre-FEC error count/BER, Post-FEC error count/BER; Records timestamps (in seconds) for min/max extreme values
<b>FEC Perform Analyze</b>	Supports per-lane statistics for: Symbol Error distribution, FEC Margin; Records timestamp (in seconds) of first Symbol Error occurrence
<b>DDM Monitor</b>	Supports temperature, power consumption monitoring, Records timestamps (in seconds) for min/max extreme values
<b>I2CStress Test</b>	Supports optical transceiver pin control, register read/write, and I2C stress test.
<b>Voltage Margin</b>	Supports Power Supply Voltage Margin Test( $\pm 600\text{mv}$ )
<b>Frequency Offset (PPM)</b>	$\pm 500\text{PPM}$ , Accuracy: 1PPM
<b>PHY Equalization Tuning</b>	Supports per-lane Tx Taps customization Enables automatic Tx Taps scanning & optimization
<b>Test Report</b>	Comprehensive Test Logging : error events, FEC statistics etc. and export detailed reports for failure root cause analysis.
<b>Electrical Characteristics</b>	
<b>Dimensions</b>	280mm x 45.32mm x 369mm (W x H x D)
<b>Power</b>	$\leq 400\text{W}$



## Typical Application Scenarios

### ■ Optical Transceiver Test Scenarios





Telephone: +86-10-82349338

Website: [www.xinertel.com](http://www.xinertel.com)

Email: [marketing@xinertel.com](mailto:marketing@xinertel.com)

Address: 2nd Floor, No. 6 Chuangye Road, Shangdi Information  
Industry Base, Haidian District, Beijing, People's Republic of China.

